

Subject Code: H4303/R13

M. Tech –II Semester Regular/ Supply Examinations, October, 2015

DIGITAL CONTROLLERS

(Common to PE, P&ID, PE&ED, PE&D, EM&D)

Time: 3 Hours

Max Marks: 60

Answer any FIVE questions

All questions carry EQUAL marks

- 1 a Define Micro controller, Explain the historical background of Micro controllers [6]
b With a neat sketch Explain about PIC 16C6X/7X [6]
- 2 a Define DSP core and explain about code generation of DSP core [6]
b What is meant by Mapping, Explain about Mapping external devices to the C2xx core [6]
- 3 a Define Interrupt, Discuss about Interrupt Hierarchy [6]
b Explain about Interrupt Control Registers [6]
- 4 a Explain about Event manager in the DSP [6]
b Explain about the general Event Manager Information [6]
- 5 a Define FPGA ,Distinguish between CPLD and FPGA [6]
b Explain about Configurable logic block(CLB) and input/output block(IOB) [6]
- 6 Explain about
a) The PIC 16C61/71 Timers
b) PIC 16C71 Analog to Digital Converter(ADC) [6]
- 7 a Define memory, Explain the different types of memories [6]
b Describe the Instruction set of C2xx DSP core [6]
- 8 Write a short notes on
a) HDL programming
b) Programmable Interconnect Point (PIP) [6*2=12]

UPIQP BANK.COM