## B.Tech III Year I Semester (R15) Regular Examinations November/December 2017

 DIGITAL SYSTEM DESIGN(Electronics and Communication Engineering)
Time: 3 hours

## PART - A

(Compulsory Question)
1 Answer the following: ( $10 \times 02=20$ Marks $)$
(a) Which is faster TTL or ECL? Which requires more power to operate?
(b) State the characteristics of CMOS family.
(c) Write the HDL data flow description of 4 bit adder.
(d) Give the HDL description for the following circuit.

(e) Why the input variables to a PAL are buffered?
(f) Draw the circuit diagram for 2 to 1 line multiplexer.
(g) How many states are there in a 3 bit ring counter?
(h) Write any two applications of shift register.
(i) Apply gate level model to write a Verilog code for 4-to-2 Encoder.
(j) What is meant by latches?

PART - B
(Answer all five units, $5 \times 10=50$ Marks)

## UNIT - I

With suitable diagrams, explain the interfacing of low voltage CMOS logic with TTL logic family.
OR
Design a CMOS inverter and explain its operation. Comment on its characteristics such as FAN-in, Fanout, power dissipation, and propagation delay and noise margin. Compare its advantages over other logic families.
(a) Outline the function of test benches of VHDL.
(b) Explain the VHDL features for sequential logic design.

OR
Enumerate on the structural design elements and behavioral design elements of VHDL with suitable examples.

## UNIT - III

Conclude that the carry look ahead adder is faster than a ripple carry Adder by using necessary equations.

OR
Implement the following Boolean function using $3 \times 4 \times 2 \operatorname{PLA}^{2} F_{1}(x, y, z)=\Sigma(0,1,3,5)$ and $F_{2}(x, y, z)=\Sigma(3,5,7)$.
UNIT - IV

UNIT - IV
A sequential machine has one input line where 0's and 1's are being incident. The machine has to produce the output of ' 1 ' only when exactly two '0's are followed by ' 1 ' or exactly two ' 1 's are followed by a ' 0 '. Using any statement assignment in JK flip flop, synthesize the machine.

OR
Design and explain the working of 4 bit Johnson counter with neat logic diagram.
UNIT - V
Develop and test the dual parity encoder by writing VHDL program.
OR
Analyze the steps involved in the design of shift register using VHDL model.

