B.Tech II Year I Semester (R15) Regular & Supplementary Examinations November/December 2017 DIGITAL LOGIC DESIGN (Common to CSE and IT) Max. Marks: 70 Time: 3 hours PART – A (Compulsory Question) Answer the following: $(10 \times 02 = 20 \text{ Marks})$ 1 If $4_5 + 2_5 = X_{10}$, then X is (a) What is meant by canonical form? (b) (c) Implement AND gate using only two input NOR gates. What is the importance of don't care condition? (d) (e) How to perform addition using adder? What is the working principle of decoder? (f) Draw the logic circuit of flip-flop and truth table using NAND gates. (g) (h) What is the function of register? Explain. A PLA is similar to ROM in concept? Yes or No? How? Why? (i) How can you perform error detection and correction? (j) PART – B (Answer all five units, 5 X 10 = 50 Marks) 2 Convert the following to decimal and then to binary: (i) 1101₁₆. (ii) ABCDE₁₆. OR Obtain the dual of the following Boolean expressions: 3 (i) AB + A(B+C) + B'(B+D). (ii) A + B + A' B'C. (UNIT – II) Simplify' the following Boolean expressions using K-map and implement them using NAND gates. 4 F(W, X, Y, Z) = XZ + W'XY' + WXY + W'YZ + WY'ZOR Simplify the following expression using tabulation technique: 5 $F = \sum m(0, 1, 2, 8, 9, 15, 17, 21, 24, 25, 27, 31)$ UNIT – III 6 Design a 4-bit binary-to-Gray code converter. OR 7 With the help of a logic diagram and a truth table, explain a 3-line to 8-line decoder. UNIT – IV Design a 2-input 2-output detector which produces an output 1 every time the sequence 0101 is 8 detected. Implement the sequence detector using JK flip-flops. OR 9 Design a synchronous 3-bit up-down counter using JK flip flops. UNIT - V

- 10 Explain detail about PAL and PLA.
- OR
- 11 Write detailed notes on ECL.
